A Novel FPGA Design with Hybrid LUT /MUX Architecture
نویسندگان
چکیده
Field programmable gate arrays (FPGAs) are increasingly used as the computing platform for fast and energy efficient execution of recognition, mining, and search applications. Approximate computing is one promising method for achieving energy efficiency. Compared with most prior works on approximate computing, which target approximate processors and arithmetic blocks. Hybrid configurable logic block architectures for field programmable gate arrays that contain a mixture of lookup tables and hardened multiplexers are evaluated toward the goal of higher logic density and area reduction.
منابع مشابه
FMAP: A Technology Mapping Algorithm for FPGA with MUX-LUT Mixed Architecture
Because of its advantages of the short design turnaround time and the convenience and low cost in integrated circuit prototyping and verification, the field programmable gate array (FPGA) has been widely utilized in many fields of electronic design. In this paper, a technology mapping algorithm for FPGA with MUX-LUT mixed architecture is presented. This algorithm, FMAP, is used in a design-aid ...
متن کاملHybrid LUT and SOP Reconfigurable Architecture
With the increasing non-recurring engineering cost of advanced process technologies, reconfigurable devices have received great attention in small and medium-volume integrated circuit designs. However, low logic diversity and slow timing performance limit the efficacy of field-programmable gate array (FPGA) and complex programmable logic device (CPLD). In this paper, we propose an efficient hyb...
متن کاملA Novel FPGA Architecture using Memristor-Transistor Hybrid Approach
This work focuses on the design of a novel FPGA architecture based on memristor-transistor hybrid approach. A lot of research has been carried out in the field of FPGA that has focused on decreasing the size and power consumption of FPGAs. However, still FPGAs are larger in area, slower in speed and more power consuming. In this work, basic building blocks like MUX, NOR gate, D flip flop, NOT g...
متن کاملConsequences and Categories of SRAM FPGA Configuration SEUs
Understanding the SEU induced failure modes specific to the Virtex SRAM FPGA is needed to evaluate the applicability of various mitigation schemes since many mitigation approaches were originally intended for ASICs and may not be effective or efficient within FPGAs due to the unique failure modes and architectures found in SRAM-based FPGAs. Through this work, we have shown that SEUs in FPGAs’ p...
متن کاملCircuits and Architecture Evaluation for Field Programmable Gate Array with Configurable Supply Voltage
Field Programmable Gate Arrays (FPGAs) with supply voltage (Vdd) programmability have been proposed recently to reduce FPGA power, where the Vdd-level can be customized for FPGA circuit elements and unused circuit elements can be power-gated. In this paper, we first design novel Vddprogrammable and Vdd-gateable interconnect switches with minimal number of configuration SRAM cells. We then evalu...
متن کامل